


2009/07/07

Calpella Platform

Page	Description
01	BLOCK DIAGRAM
02	PLATFORM
03	PROCESSOR-1 (HOST BUS)
04	PROCESSOR-2 (DDR3)
05	PROCESSOR-3 (POWER)
06	PROCESSOR-4 (GRAPHICS POWER)
07	PROCESSOR-5 (GND)
08	PROCESSOR-6 (RESERVE)
09	DDR3 SODIMM 0
10	DDR3 SODIMM 1
11	M92/Park-Sx(PCI_E_Interface)
12	M92/Park-Sx(Main_IO)
13	M92/Park-Sx(MEM_Interface)
14	M92/Park-Sx(Power&GND)
15	M92/Park-Sx(DP_Power)
16	DDR2(64MX16bit)
17	M92/Park-Sx(Straps&Thermal)
18	SWITCH&HDMI
19	CRT&LVDS
20	PCH-1 (HDA,JTAG,SATA)
21	PCH-2 (PCI-E,SMBUS,CLK)
22	PCH-3 (DMI,FDI,GPIO)
23	PCH-4 (LVDS,DDI)
24	PCH-5 (PCI,USB,NVRAM)
25	PCH-6 (GPIO,VSS_NCTF,RSVD)
26	PCH-7 (POWER)
27	PCH-8 (POWER)
28	PCH-9 (GND)
29	Clock Generator (9LRS3199AKL)
30	KBC/EC/uP (KB3926)
31	CODEC(ALC662)&Amp
32	AUDIO JACKS
33	MINIPICIE,CAMERA,BLUETOOTH,SW
34	PCIE 10/100 LAN (RTL8103EL)
35	NEWCARD,FAN
36	HDD,CDROM,USB
37	Cardreader (RTS5159)
38	M_Battery select
39	M_Battery Charger
40	M_System Power
41	SMDRR_VTERM/1.5VRUN
42	VTT POWER,+1.8VRUN
43	M_CPU power
44	M_Graphic Core
45	M92/Park power
46	Discharge Circuits
47	LED BOARD
48	Screw / EMI
49	Power on Sequency
50	Power down Sequency
51	M92/PARK Power on Sequence
52	M92/PARK Power down Sequence
53	Switchable Power Sequence
54	Power MAP
55	Topology
56	History



Eleto-X

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
PWR_SRC	19V	S0,(S3-S5)	LAN DDRIII core PCH DDRIII command & control pull up. CPU core rail Graphics core rail (Dual Core only)
+5VALW	5V	S0,(S3-S5)	
+5VRUN	5V	S0	
+5VSUS	5V	S0	
+3VALW	3.3V	S0,(S3-S5)	
+3VSUS	3.3V	S0,(S3-S5)	
+3VRUN	3.3V	S0	
+1_5VDIMM	1.5V	S0,S3	
+1_5VRUN	1.5V	S0,S3	
VTT	1.05V	S0	
+0_75VRUN	0.75V	S0	
+VCC_CORE	1.05V-1.1V	S0	
+VCC_GFXCORE	1.1V	S0	
M92S_VDD_CORE	0.95V	S0	
+1_8VRUN_PARK	1.8V	S0	
+1_5VRUN_PARK	1.5V	S0	
+1_0VRUN_PARK	1.0V	S0	
VDDR3	3.3V	S0	

Net Naming Conventions

Suffix
= Active Low Signal
Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints




AC Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF

Battery Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF



MICRO-STAR INT'L CO.,LTD.

Title

PLATFORM

Size

Custom

Document Number

MS-145X

Rev

0A

Date

Wednesday, August 05, 2009



Sheet

2


of

56

ARRANDALE PROCESSOR (CLK,MISC,JTAG)



ARRANDALE PROCESSOR (DDR3)




Eletro-X

ARRANDALE PROCESSOR (POWER)

ARRANDALE:
SV=48A
LV=35A
ULV=27A

PROCESSOR CORE POWER



IC_AUB_CFD_IPGA_R0P9

1.1V RAIL POWER




CPU CORE SUPPLY

POWER

CPU VIDS





SENSE LINES

ARRANDALE:
SV=18A
LV=TBD
ULV=TBD




2009/06/23 Can be floating if VTT is fixed by Intel checklist 1.6

PROCESSOR CORE POWER




2009/06/12 修改 by power team








ARRANDALE PROCESSOR (GRAPHICS POWER)




ARRANDALE PROCESSOR (GND)




ARRANDALE PROCESSOR (RESERVED)



Layout Note:
Location of all CFG strap resistors needs
to be close to trace to minimize stub

 MICRO-STAR INT'L CO.,LTD.	
Title	
DDR3 SODIMM0	
Size	Document Number
Custom	MS-145X
Date:	Wednesday, August 05, 2009
Sheet	9 of 56
Rev	0A

SODIMM#B



Eletro-X

2009/06/30 靠近CPU(TX)

PEG_TXP0	C555	C0.1u10X0402	GFX_RXP0	AE30	PCIE_RX0P
PEG_TXN0	C557	C0.1u10X0402	GFX_RXN0	AE31	PCIE_RX0N
PEG_TXP1	C559	C0.1u10X0402	GFX_RXP1	AE29	PCIE_RX1P
PEG_TXN1	C561	C0.1u10X0402	GFX_RXN1	AD28	PCIE_RX1N
PEG_TXP2	C563	C0.1u10X0402	GFX_RXP2	AD30	PCIE_RX2P
PEG_TXN2	C564	C0.1u10X0402	GFX_RXN2	AC31	PCIE_RX2N
PEG_TXP3	C565	C0.1u10X0402	GFX_RXP3	AC29	PCIE_RX3P
PEG_TXN3	C566	C0.1u10X0402	GFX_RXN3	AB28	PCIE_RX3N
PEG_TXP4	C567	C0.1u10X0402	GFX_RXP4	AB30	PCIE_RX4P
PEG_TXN4	C570	C0.1u10X0402	GFX_RXN4	AA31	PCIE_RX4N
PEG_TXP5	C572	C0.1u10X0402	GFX_RXP5	AA29	PCIE_RX5P
PEG_TXN5	C573	C0.1u10X0402	GFX_RXN5	Y28	PCIE_RX5N
PEG_TXP6	C574	C0.1u10X0402	GFX_RXP6	Y30	PCIE_RX6P
PEG_TXN6	C575	C0.1u10X0402	GFX_RXN6	W31	PCIE_RX6N
PEG_TXP7	C576	C0.1u10X0402	GFX_RXP7	W29	PCIE_RX7P
PEG_TXN7	C586	C0.1u10X0402	GFX_RXN7	V28	PCIE_RX7N
PEG_TXP8	C587	C0.1u10X0402	GFX_RXP8	V30	PCIE_RX8P
PEG_TXN8	C588	C0.1u10X0402	GFX_RXN8	U31	PCIE_RX8N
PEG_TXP9	C596	C0.1u10X0402	GFX_RXP9	U29	PCIE_RX9P
PEG_TXN9	C595	C0.1u10X0402	GFX_RXN9	T28	PCIE_RX9N
PEG_TXP10	C585	C0.1u10X0402	GFX_RXP10	T30	PCIE_RX10P
PEG_TXN10	C584	C0.1u10X0402	GFX_RXN10	R31	PCIE_RX10N
PEG_TXP11	C594	C0.1u10X0402	GFX_RXP11	R29	PCIE_RX11P
PEG_TXN11	C593	C0.1u10X0402	GFX_RXN11	P28	PCIE_RX11N
PEG_TXP12	C583	C0.1u10X0402	GFX_RXP12	P30	PCIE_RX12P
PEG_TXN12	C582	C0.1u10X0402	GFX_RXN12	N31	PCIE_RX12N
PEG_TXP13	C592	C0.1u10X0402	GFX_RXP13	N29	PCIE_RX13P
PEG_TXN13	C591	C0.1u10X0402	GFX_RXN13	M28	PCIE_RX13N
PEG_TXP14	C581	C0.1u10X0402	GFX_RXP14	M30	PCIE_RX14P
PEG_TXN14	C580	C0.1u10X0402	GFX_RXN14	L31	PCIE_RX14N
PEG_TXP15	C590	C0.1u10X0402	GFX_RXP15	L29	PCIE_RX15P
PEG_TXN15	C589	C0.1u10X0402	GFX_RXN15	K30	PCIE_RX15N

21 CLK_PEGA_MXM_P >> R390 0R0402 AK30
21 CLK_PEGA_MXM_N >> R391 0R0402 AK32

CheckResetSequence

For Park-S3: PWRGOOD pin must need to pull low

For M92-S2/S3: PWRGOOD pin should be NC

N10		
24 PCIE_RST# >> AL27		
215-0728020-00-A12-RH		
	M92-S2	PARK-S3
R215	X	-


U40A

PCI EXPRESS INTERFACE




PCIE_TX0P	AH30	GFX_TXP0	C260	C0.1u10X0402	PEG_RXP0
PCIE_TX0N	AG31	GFX_TXN0	C264	C0.1u10X0402	PEG_RXN0
PCIE_TX1P	AG29	GFX_TXP1	C267	C0.1u10X0402	PEG_RXP1
PCIE_TX1N	AF28	GFX_TXN1	C263	C0.1u10X0402	PEG_RXN1
PCIE_TX2P	AF27	GFX_TXP2	C272	C0.1u10X0402	PEG_RXP2
PCIE_TX2N	AF26	GFX_TXN2	C268	C0.1u10X0402	PEG_RXN2
PCIE_TX3P	AD27	GFX_TXP3	C271	C0.1u10X0402	PEG_RXP3
PCIE_TX3N	AD26	GFX_TXN3	C276	C0.1u10X0402	PEG_RXN3
PCIE_TX4P	AC25	GFX_TXP4	C287	C0.1u10X0402	PEG_RXP4
PCIE_TX4N	AB25	GFX_TXN4	C283	C0.1u10X0402	PEG_RXN4
PCIE_TX5P	Y23	GFX_TXP5	C286	C0.1u10X0402	PEG_RXP5
PCIE_TX5N	Y24	GFX_TXN5	C291	C0.1u10X0402	PEG_RXN5
PCIE_TX6P	AB27	GFX_TXP6	C295	C0.1u10X0402	PEG_RXP6
PCIE_TX6N	AB26	GFX_TXN6	C299	C0.1u10X0402	PEG_RXN6
PCIE_TX7P	Y27	GFX_TXP7	C298	C0.1u10X0402	PEG_RXP7
PCIE_TX7N	Y26	GFX_TXN7	C302	C0.1u10X0402	PEG_RXN7
PCIE_TX8P	W24	GFX_TXP8	C304	C0.1u10X0402	PEG_RXP8
PCIE_TX8N	W23	GFX_TXN8	C313	C0.1u10X0402	PEG_RXN8
PCIE_TX9P	Y27	GFX_TXP9	C307	C0.1u10X0402	PEG_RXP9
PCIE_TX9N	U26	GFX_TXN9	C314	C0.1u10X0402	PEG_RXN9
PCIE_TX10P	U24	GFX_TXP10	C318	C0.1u10X0402	PEG_RXP10
PCIE_TX10N	U23	GFX_TXN10	C323	C0.1u10X0402	PEG_RXN10
PCIE_TX11P	T26	GFX_TXP11	C322	C0.1u10X0402	PEG_RXP11
PCIE_TX11N	T27	GFX_TXN11	C325	C0.1u10X0402	PEG_RXN11
PCIE_TX12P	T24	GFX_TXP12	C329	C0.1u10X0402	PEG_RXP12
PCIE_TX12N	T23	GFX_TXN12	C333	C0.1u10X0402	PEG_RXN12
PCIE_TX13P	P27	GFX_TXP13	C332	C0.1u10X0402	PEG_RXP13
PCIE_TX13N	P26	GFX_TXN13	C336	C0.1u10X0402	PEG_RXN13
PCIE_TX14P	P24	GFX_TXP14	C343	C0.1u10X0402	PEG_RXP14
PCIE_TX14N	P23	GFX_TXN14	C347	C0.1u10X0402	PEG_RXN14
PCIE_TX15P	M27	GFX_TXP15	C348	C0.1u10X0402	PEG_RXP15
PCIE_TX15N	N26	GFX_TXN15	C345	C0.1u10X0402	PEG_RXN15

PEG_RXN[15:0] << PEG_RXN[15:0] 3
PEG_RXP[15:0] << PEG_RXP[15:0] 3
PEG_TXP[15:0] >> PEG_TXP[15:0] 3
PEG_TXN[15:0] >> PEG_TXN[15:0] 3













CLOCK
PCIE_REFCLKP AK30
PCIE_REFCLKN AK32
PWRGOOD N10
PERSTB AL27
CALIBRATION
PCIE_CALRP Y22 VGA_PE_CP R203 1.27KR%
PCIE_CALRN AA22 VGA_PE_CN R205 2KR1%0402 +1_0VRUN_PARK

			MICRO-STAR INT'L CO.,LTD.							
Title										
M92/Pak-Sx (PCIE Interface)										
Size	Document Number					Rev				
Custom	MS-145X					0A				
Date:	Wednesday, August 05, 2009		Sheet	11	of	56				




```
For PARK-S3: Install All components in this
Box INCLUDING Decoupling caps and Bead
connecting to DPC_VDD18#
|
For M92-S2: DO NOT Install any Component
in this Box.
```




Note:1
For M9x-S2/S3 XO_IN and XO_IN2 Pins are NC, can be grounded
For Park-S3: XO_IN and XO_IN2 can be use as
3.3V CLK Input. These pins can be grounded if not
in use.




MVDDQ = 1.5V FOR DDR3 Memory



	M92-S2	PARK-S3
R419	X	-
R421	-	X



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



Use this option ONLY for M9x-S2/S3vFamily


	M92-S2	PARK-S3
R428	-	X
R226	-	X

DIVIDER RESISTORS	DDR3	GDDR3
MVREF TO 1.5V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R


route 50ohms single-ended/100ohms diff and keep short

Use this option ONLY for Park-S3

DDR3 Memory Interface




	M92-S2	PARK-S3
C568	X	-
C341	X	-
R423	X	-
R227	X	-



	M92-S2	PARK-S3
R419	X	-
R421	X	-

Option for DDR3/GDDR3/DDR2 with Park



Do not Install for M9X-S2/S3

INSTALL for Park-S3 to save power in auto refresh mode

These can be placed close to ASIC side or Memory side.


Note 1 : Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.

Note 2 : For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.

For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR


Note 3 : For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.

For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24





** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor vvalues are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Designator	For M9X-S2 and M93-S3	For Park-S3
R425	DNI	10K
R427	0R/Short	680R
R430	2.2K	DNI
C571	2.2nF	68pF





RANK1: 256MB/ 512MB DDR3




For M9X-S2/S3 with DDR3: Support MAA12-MAA0 Address or 64MX16 DDR3. MAA13 is NC

For PARK-S3 with DDR3: Support MAA13-MAA0 Address or 128MX16 DDR3.



M12-K4W1G85-S02



PIN STRAPS



GPIO_5_AC_BATT is an optional input which allows the system to request (AC) performance mode or battery mode operation.
AC (Performance mode) = H
Battery saving mode = L



CONFIGURATION STRAPS

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
GPIO0	1		GPIO=0 50% TX output swing GPIO=1 Full TX output swing
GPIO1	1		GPIO=0 TX de-emphasis disabled GPIO=1 TX de-emphasis enabled
GPIO2	1		GPIO=0 Advertises the PCIe device as 2.5 GT/S capable at power -on GPIO=1 Advertises the PCIe device as 5 GT/S capable at power -on
GPIO9	0		GPIO=0 VGA controller capacity enabled. GPIO=1 The device will not be recognized as the system's VGA controller.
VSYNC_DAC2	0		GPIO=0 Driver would ignore the value sampled on DVPDATA_20 during reset.
GPIO22	0		GPIO=0 not used external BIOS ROM GPIO=1 if used

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
GPIO 13 GPIO 12 GPIO 11	0 0 1		0 0 0=128 MB 0 0 1=256 MB 0 1 0=64 MB

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
VGA_HSYNC# VGA_VSYNC#	1 1		0 0=No audio function 0 1=Audio for display port only 1 0=Audio for display port and HDMI if dongle is detected 1 1=Audio for both displayport and HDMI

DVPDATA19	DVPDATA21	DVPDATA2	DVPDATA0	MEM_TYPE
0	0	0	0	Hynix 64Mx16 DDR3 (M12-5TQ1G25-H23)
0	0	0	1	Samsung 64Mx16 DDR3 (M12-K4W1G85-S02)
0	0	1	0	
0	0	1	1	

MICRO-STAR INT'L CO.,LTD.

Title
M92/Pak-Sx (Straps & Thermal)


Size B
Document Number
MS-145X

Rev
0A

Date: Wednesday, August 05, 2009
 Sheet 17 **of** 56

RT Switch

2009/07/14 Change RGB SW




Logic Input	Function
0	S2 PORT
1	S1 PORT

BR-ADJ	
MXM only	1. MXM 2. EC
Switchable	1. MXM 2. iGPU 3. EC

UMA (MS-1454) USE ONLY


CRT B UMA	R14	X 0R0402	VGA BLUE
CRT G UMA	R13	X 0R0402	VGA GREEN
CRT R UMA	R11	X 0R0402	VGA RED
CRT_HSYNC_UMA	R12	X 0R0402	VGA_HSYNC
CRT_VSYNC_UMA	R15	X 0R0402	VGA_VSYNC

LVDS Switch




UMA (MS-1454) USE ONLY					
RN4					
LVSDA CLK#	1	X	2	LVSDA CLK_N	N
LVSDA CLK	3	X	4	LVSDA CLK_P	P
LVSDA DAT#	5	X	6	LVSDA DAT_N	N
LVSDA DAT	7	X	8	LVSDA DAT_P	P
X_{SP4R}-GR0402					
RN5					
LVSDA DATA1#	1	X	2	LVSDA D_N1	1
LVSDA DATA1	3	X	4	LVSDA D_P1	1
LVSDA DATA2#	5	X	6	LVSDA D_N2	2
LVSDA DATA2	7	X	8	LVSDA D_P2	2
X_{SP4R}-GR0402					
LVS_VDD_EN	R71	X	Q R0402	LVS_VDDEN	
T_BKLT_EN	R359	X	Q R0402	BLOIN	

```
EDID Switch  ( CRT,LVDS)
```



2009/07/14 DEL HDMI I2C SW (U26,U27)



Logic Input	Function
0	PORT 1
1	PORT 2

UMA (MS-1454) USE ONLY




LVDS_DDC_CLK	R84	X OR0402	LVDS_CLK
LVDS_DDC_DATA	R82	X OR0402	LVDS_DATA
CRT_DATA_UMA	R265	X OR0402	RGB_DATA
CRT_CLK_UMA	R266	X OR0402	RGB_CLK

2009/07/14 DEL HDMI I2C RES (R372,R374)


UDVT 0-014

2009/07/14 Change HDMI SW

Logic Input	Function
0	B PORT
1	A PORT




2009/07/02 R262,R267,R73,R79改爲49.9K ohm




2009/07/07 Remove EMI diode for switch placement


2009/06/30 Modify LC value to 0.1uH and 10pF




2009/06/30 Add LVDS DDC pull high





2009/06/26 Add by EMI



IBEXPEAK - M (HDA,JTAG,SATA)



2009/07/14 R318改為330K ohm (By Intel checklist)





SPI_MOSI :Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor
Disable iTPM: Left floating, no pull-down required.

BIOS1



2009/07/01 0A版先上ROM SOCKET






		Pre-Production Systems		Production Systems
PCH Pin	RefDes	ES1	ES2	
TDO	R1	No Stff	200 Ohms	No Stuff
	R2	No Stff	100 Ohms	No Stuff
TMS	R3	200 Ohms	200 Ohms	No Stuff
	R4	100 Ohms	100 Ohms	No Stuff
	R5	200 Ohms	200 Ohms	No Stuff
TDI	R6	100 Ohms	100 Ohms	No Stuff
TCK	R7	51 Ohms	51 Ohms	51 Ohms
	R8	20K Ohms	Not Applicable ¹	Not Applicable ¹
TRST#	R9	10K Ohms	Not Applicable ¹	Not Applicable ¹




Note 1: For IBX ES2 and later, TRST# does not require an external pull-up; but should be routed to a test point pad for PCH JTAG debug purposes

2009/07/14
需注意OS之後版本只需TCK的R342上件




IBEXPEAK - M (PCI-E, SMBUS, CLK)




IBEXPEAK - M (DMI, FDI, GPIO)




PULL LOW FOR NOT INTEL LAN 2008.12.12



 MICRO-STAR INT'L CO.,LTD.	
IBEXPEAK - M (DMI,FDI,GPIO)	
Title Size Custom	Document Number MS-145X
Date: Wednesday, August 05, 2009	Sheet 22 of 56

IBEXPEAK - M (LVDS,DDI)




DisplayPort	DVI/HDMI
DP_X_I0	TX_x_D2
DP_X_I0#	TX_x_D2#
DP_X_I1	TX_x_D1
DP_X_I1#	TX_x_D1#
DP_X_I2	TX_x_D0
DP_X_I2#	TX_x_D0#
DP_X_I3	TX_x_CLK
DP_X_I3#	TX_x_CLK#
DP_X_AUX	DDC_x_CLK
DP_X_AUX#	DDC_x_DATA

IBEXPEAK - M (PCI,USB,NVRAM)




Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPi

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

2009/06/26 For DGPU_SELECT# driving reserved
(No need for MS-1454)
R367 not stuff for MS-1454





2009/07/01 Combine Park 1.8V and 1.0V to DGPU_PWROK




- 2009/07/02 Stuff R316 and not stuff R322 for MS-1454

U14G POWER



 MSI <small>More Than Just Computers</small>	MICRO-STAR INT'L CO.,LTD.
Title IBEXPEAK - M (POWER)	
Size MS-145X	Document Number MS-145X
Date: Wednesday, August 05, 2009	Sheet 26 of 56

IBEXPEAK - M (POWER)



IBEXPEAK - M (GND)

U14H	
AB16	VSS[0]
AA19	VSS[1]
AA20	VSS[2]
AA22	VSS[3]
AM19	VSS[4]
AA24	VSS[5]
AA26	VSS[6]
AA28	VSS[7]
AA30	VSS[8]
AA31	VSS[9]
AA32	VSS[10]
AB11	VSS[11]
AB15	VSS[12]
AB23	VSS[13]
AB30	VSS[14]
AB31	VSS[15]
AB32	VSS[16]
AB39	VSS[17]
AB43	VSS[18]
AB47	VSS[19]
AB5	VSS[20]
AB8	VSS[21]
AC2	VSS[22]
AC52	VSS[23]
AD11	VSS[24]
AD12	VSS[25]
AD16	VSS[26]
AD23	VSS[27]
AD30	VSS[28]
AD31	VSS[29]
AD32	VSS[30]
AD34	VSS[31]
AU22	VSS[32]
AD42	VSS[33]
AD46	VSS[34]
AD49	VSS[35]
AD7	VSS[36]
AE2	VSS[37]
AF4	VSS[38]
AF12	VSS[39]
Y13	VSS[40]
AH49	VSS[41]
AU4	VSS[42]
AF35	VSS[43]
AP13	VSS[44]
AN34	VSS[45]
AF45	VSS[46]
AF46	VSS[47]
AF49	VSS[48]
AF5	VSS[49]
AF8	VSS[50]
AG2	VSS[51]
AG52	VSS[52]
AH11	VSS[53]
AH15	VSS[54]
AH16	VSS[55]
AH24	VSS[56]
AH32	VSS[57]
AV18	VSS[58]
AH43	VSS[59]
AH47	VSS[60]
AH7	VSS[61]
A119	VSS[62]
A12	VSS[63]
A120	VSS[64]
A122	VSS[65]
A123	VSS[66]
A126	VSS[67]
A128	VSS[68]
A132	VSS[69]
A134	VSS[70]
AT5	VSS[71]
A14	VSS[72]
AK12	VSS[73]
AM41	VSS[74]
AN19	VSS[75]
AK26	VSS[76]
AK22	VSS[77]
AK23	VSS[78]
AK28	VSS[79]

IBEX PEAK-M(QMGS)

AK30	VSS[80]
AK31	VSS[81]
AK32	VSS[82]
AK34	VSS[83]
AK35	VSS[84]
AK38	VSS[85]
AK43	VSS[86]
AK46	VSS[87]
AK49	VSS[88]
AK5	VSS[89]
AK8	VSS[90]
AL2	VSS[91]
AL52	VSS[92]
AM11	VSS[93]
BB44	VSS[94]
AD24	VSS[95]
AM20	VSS[96]
AM22	VSS[97]
AM26	VSS[98]
AM28	VSS[99]
AM28	VSS[100]
BA42	VSS[101]
AM30	VSS[102]
AM31	VSS[103]
AM32	VSS[104]
AM34	VSS[105]
AM35	VSS[106]
AM38	VSS[107]
AM39	VSS[108]
AM42	VSS[109]
AU20	VSS[110]
AM46	VSS[111]
AV22	VSS[112]
AM49	VSS[113]
AM7	VSS[114]
AA50	VSS[115]
BB10	VSS[116]
AN32	VSS[117]
AN50	VSS[118]
AN52	VSS[119]
AP12	VSS[120]
AP42	VSS[121]
AP46	VSS[122]
AP49	VSS[123]
AP5	VSS[124]
AP8	VSS[125]
AR2	VSS[126]
AR52	VSS[127]
AT11	VSS[128]
BA12	VSS[129]
AH48	VSS[130]
AT32	VSS[131]
AT36	VSS[132]
AT41	VSS[133]
AT47	VSS[134]
AT7	VSS[135]
AV12	VSS[136]
AV16	VSS[137]
AV20	VSS[138]
AV24	VSS[139]
AV30	VSS[140]
AV34	VSS[141]
AV38	VSS[142]
AV42	VSS[143]
AV46	VSS[144]
AV49	VSS[145]
AV5	VSS[146]
AV8	VSS[147]
AW14	VSS[148]
AW18	VSS[149]
AW2	VSS[150]
BF9	VSS[151]
AW32	VSS[152]
AW36	VSS[153]
AW40	VSS[154]
AW52	VSS[155]
AY11	VSS[156]
AY43	VSS[157]
AY47	VSS[158]

U14I	
AY7	VSS[159]
B11	VSS[160]
B15	VSS[161]
B19	VSS[162]
B23	VSS[163]
B31	VSS[164]
B35	VSS[165]
B39	VSS[166]
B43	VSS[167]
B47	VSS[168]
B7	VSS[169]
BG12	VSS[170]
BB12	VSS[171]
BB16	VSS[172]
BB20	VSS[173]
BB24	VSS[174]
BB30	VSS[175]
BB34	VSS[176]
BB38	VSS[177]
BB42	VSS[178]
BB49	VSS[179]
BB5	VSS[180]
BC10	VSS[181]
BC14	VSS[182]
BC18	VSS[183]
BC2	VSS[184]
BC22	VSS[185]
BC32	VSS[186]
BC36	VSS[187]
BC40	VSS[188]
BC44	VSS[189]
BC52	VSS[190]
BH9	VSS[191]
BD48	VSS[192]
BD49	VSS[193]
BD5	VSS[194]
BE12	VSS[195]
BE16	VSS[196]
BE20	VSS[197]
BE24	VSS[198]
BE30	VSS[199]
BE34	VSS[200]
BE38	VSS[201]
BE42	VSS[202]
BE46	VSS[203]
BE48	VSS[204]
BE50	VSS[205]
BE6	VSS[206]
BE12	VSS[207]
BE3	VSS[208]
BF49	VSS[209]
BF51	VSS[210]
BG18	VSS[211]
BG24	VSS[212]
BG4	VSS[213]
BG50	VSS[214]
BH11	VSS[215]
BH15	VSS[216]
BH19	VSS[217]
BH23	VSS[218]
BH31	VSS[219]
BH36	VSS[220]
BH39	VSS[221]
BH43	VSS[222]
BH47	VSS[223]
BH7	VSS[224]
C12	VSS[225]
C50	VSS[226]
D51	VSS[227]
E12	VSS[228]
E16	VSS[229]
E20	VSS[230]
E24	VSS[231]
E30	VSS[232]
E34	VSS[233]
E38	VSS[234]
E42	VSS[235]
E46	VSS[236]
F48	VSS[237]
F6	VSS[238]
F8	VSS[239]
F48	VSS[240]
F5	VSS[241]
G10	VSS[242]
G14	VSS[243]
G18	VSS[244]
G22	VSS[245]
G32	VSS[246]
G36	VSS[247]
G40	VSS[248]
G44	VSS[249]
G52	VSS[250]
AF38	VSS[251]
H16	VSS[252]
H20	VSS[253]
H30	VSS[254]
H34	VSS[255]
H38	VSS[256]
H42	VSS[257]
VSS[258]	





H49	VSS[259]
H5	VSS[260]
K11	VSS[261]
K43	VSS[262]
K47	VSS[263]
K7	VSS[264]
L14	VSS[265]
L2	VSS[266]
L22	VSS[267]
L32	VSS[268]
L36	VSS[269]
L40	VSS[270]
L52	VSS[271]
M12	VSS[272]
M16	VSS[273]
M20	VSS[274]
M38	VSS[275]
N38	VSS[276]
M34	VSS[277]
M38	VSS[278]
M42	VSS[279]
M46	VSS[280]
M49	VSS[281]
M5	VSS[282]
M8	VSS[283]
N24	VSS[284]
P11	VSS[285]
P22	VSS[286]
AD15	VSS[287]
P22	VSS[288]
P30	VSS[289]
P32	VSS[290]
P34	VSS[291]
P42	VSS[292]
P45	VSS[293]
P47	VSS[294]
P2	VSS[295]
P52	VSS[296]
T12	VSS[297]
T41	VSS[298]
T46	VSS[299]
T49	VSS[300]
T5	VSS[301]
T8	VSS[302]
U30	VSS[303]
U31	VSS[304]
U32	VSS[305]
U34	VSS[306]
P38	VSS[307]
V11	VSS[308]
P16	VSS[309]
V19	VSS[310]
V20	VSS[311]
V22	VSS[312]
V30	VSS[313]
V31	VSS[314]
V32	VSS[315]
V34	VSS[316]
V35	VSS[317]
V38	VSS[318]
V43	VSS[319]
V45	VSS[320]
V46	VSS[321]
V47	VSS[322]
V49	VSS[323]
V5	VSS[324]
V7	VSS[325]
V8	VSS[326]
W2	VSS[327]
W52	VSS[328]
Y11	VSS[329]
Y12	VSS[330]
Y15	VSS[331]
Y19	VSS[332]
Y23	VSS[333]
Y28	VSS[334]
Y30	VSS[335]
Y31	VSS[336]
Y32	VSS[337]
Y38	VSS[338]
Y43	VSS[339]
Y46	VSS[340]
P49	VSS[341]
Y5	VSS[342]
Y6	VSS[343]
Y8	VSS[344]
P24	VSS[345]
T43	VSS[346]
AD51	VSS[347]
AT8	VSS[348]
AD47	VSS[349]
Y47	VSS[350]
AT12	VSS[351]
AM6	VSS[352]
AT13	VSS[353]
AM5	VSS[354]
AK45	VSS[355]
AK39	VSS[356]
AV14	VSS[357]

IBEX PEAK-M(QMGS)







MICRO-STAR INT'L CO.,LTD.








Title		IBEXPEAK - M (GND)		Rev	
Size	Document Number				0A
Custom	MS-145X				
Date:	Wednesday, August 05, 2009	Sheet	28	of	56



2009/07/08 因Switchable會切換電源
所以R162不上





ALC662



For EMI solution

For APA2031				For FAN7031			
Av	GAIN0	GAIN1		Av	GAIN0	GAIN1	SE/BTL#
6dB	0	0		6dB	0	0	0
10dB	0	1		10dB	0	1	0
15.6dB	1	0		15.6dB	1	0	0
21.6dB	1	1		21.6dB	1	1	0
4.3dB	X	X		4.3dB	X	X	1



**MICRO-STAR INT'L CO.,LTD.**

Title

Size



Customer

Date

AUDIO(ALC662 + AMP(APA2031))
Document Number
MS-145X
Wednesday, August 05, 2009


Rev
0A

Sheet 31 of 56




2009/06/29 Modify internal MIC PN to N32-1020790-A81

Eletro-X




2009/07/07 0ohm 不上 for 漏電issue




Wireless LAN


LED light





BLUETOOTH




CAMERA



LED7	LED8	LED9	LED10
SW7	SW8	SW9	SW10
1453	Stuff	Nostuff	Discreate
1454	Stuff	Nostuff	P1
OEM	Stuff	P1	Wireless




MSI CORPORATION			
File	Document Number	Rev	0A
Size	Custom	MS-145X	
Date	Wednesday, August 05, 2009	Sheet	33 of 55




$$\begin{aligned} \text{IDD33} &= \text{Icc33} + \text{ICCL2} \\ &= 58\text{mA} + 289\text{mA} \\ &= 347\text{mA} \end{aligned}$$




R495 is only required by RTL8102EL



C678 is only RTL8111DL




R496 is only RTL8111DL




Note 1: The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L1 must be within 0.5cm. Refer to Layout guide for more detail.


For RTL8111DL, use this block




For RTL8102EL/8103EL, use this block




Close to LAN




RTL8111DL




Close to LAN




Close to LAN




Close to LAN



Close to LAN




MDC CONN



BH1X2S_white-1.25pitch
N32-1020650-H06
SD_53780_0210


CN11





LTK_RJ4511ROS_RJ4511
N55-12F0110-AF2
RJ45_RJ11_SMT_14P

LAN MAGNETICS

Close to Transformer






R20



2009/06/24 Modify as 1451


		MICRO-STAR INT'L CO.,LTD.	
PCIE 1G LAN (RTL8111DL)			
Size	Document Number	Rev	
Custom	MS-145X	0A	
Date:	Sheet	34	of 56

NEW CARD




2009/06/26 Reserved by EMI

MDC Connector




2009/07/14 因限高問題,改回1451用料N5C-12F0060-A81

CPU FAN



SATA HDD







2009/06/22 Stuff for HDD
shutdown broken issue

2009/06/22 SATA HDD P11 is Staggered Spinup function


Staggered Spinup :




如果system 支援這個功能,開機時 HDD 的馬達是不轉的,
BIOS 必須下command 把 HDD wake up,才能做偵測HDD的動作
如果不支援Staggered Spinup 這個function 這隻腳必須接地

SATA ODD



2009/07/07 USB common choke先不上


 MICRO-STAR INT'L CO.,LTD.	
Title	
HDD,CDROM,USB	
Size	Document Number
Custom	MS-145X
Date:	Wednesday, August 05, 2009
Sheet	36 of 56
Rev	0A




CLOCK frequency can vary
lie on strap pin config(pin7&pin25)

Configurations for Clock Source Selection:



4.7K Pull-high Resistor on		Frequency of external clock source to ECLkin pin
xDR _E Z	xDC _E Z	
NC	NC	48MHz
NC	○	24MHz
○	NC	12MHz



ENE UB6250 USB20 Flash Card Reader Controller						
Pins for SD, MMC, MS, and xD memory cards						
Name	No	I/O	XD	SD	MMC	MS
xDcEz	7	O	xD card EN			
xDClc	23	O	xD CMD latch EN			
xDAlc	24	O	xD ADDR latch EN	SD clock	MMC clock	MS serial clock
xDbsyZ	22	B	xD Ready/busy	SD CMD/response	MMC CMD/response	
xDData0	17	B	xD D0	SD D0	MMC D0	MS D0
xDData1	18	B	xD D1	SD D1	MMC D1	MS D1
xDData2	20	B	xD D2	SD D2	MMC D2	MS D2
xDData3	21	B	xD D3	SD D3	MMC D3	MS D3
xDData4	19	B	xD D4		MMC D4	MS D4
xDData5	4	B	xD D5		MMC D5	MS D5
xDData6	5	B	xD D6		MMC D6	MS D6
xDData7	6	B	xD D7		MMC D7	MS D7
xDWeZ	3	B	xD W EN	SD WP		MS Busy
xDReZ	25	O	xD R EN			
xDWpZ	32	O	xD WP			
SDcCdZ	26	I		SD CD	MMC CD	
xDcCdZ	27	I	xD CD			MS CD




2009/07/10 65W adaptor只需要上一個BEAD




2009/06/26 Reserve 10p to GND
by EMI


JBAT1 Pin Definition

- 1: VBATA+
- 2: VBATA+
- 3: NC
- 4: NC
- 5: SMBCLK
- 6: SMBDATA
- 7: BAT_IN#
- 8: GND
- 9: GND








$$ILIM = (R_{imax} \times 20\mu A / R_{dson}) + 1.82A$$




OCP 20A
MAX 16A








2009/06/26 Reserve 10p to GND
by EMI (Close to PQ47 or PQ48)




MSI CORPORATION		
Title		
CPU Power		
Size	Document Number	Rev
Custom	MS-145X	0A
Date:	Wednesday, August 05, 2009	Sheet 43 of 56










C-case & D-case




12/1 EMI




PCB PN




PCH






































CPU







GPU




Thermal Module Stand-off 螺絲孔




阻抗測試線確認




Calpella System Power on Sequence DC mode




Power down Sequence DC mode S0 to G3




M92 Power on Sequence





PARK Power on Sequence



M92 Power down Sequence




PARK Power down Sequence




Eleetro-X

Switchable DGPU Power on Sequence
Discrete Mode




Switchable DGPU Power off Sequence
UMA Mode



MS-145X	
SW2	Power_button(FOR OEM)
SW3	HotKeyP1_button(FOR OEM)
SW4	WLAN/BT_button(FOR OEM)
SW5	Search/Webcam_button (FOR OEM)
SW6	Power_button(FOR Channel)
SW7	Right_button
SW8	Left_button

MS-145X	
LED3	HDD_LED(FOR OEM)
LED4	NUM_LED (FOR OEM)
LED5	CAP_LED(FOR OEM)
LED6	SCR_LED (FOR OEM)
LED7	BT_LED
LED8	WLAN_LED
LED9	ACPI_LED
LED10	CHARGE_LED
LED11	BATTERY_LOW_LED
LED12	POWER_LED

MS-145XA	
LEDA1	NUM_LED(FOR OEM)
LEDA2	HDD_LED(FOR OEM)
LEDA3	CAP_LED(FOR OEM)
LEDA4	SCR_LED (FOR OEM)



MS-145X : Main Board
MS-145XA : LED board

MS-145X TOP VIEW

2009/06/25 [Page33] Add LED and switch function for OEM reserved
[Page30] Delete KBOUT16,KBOUT17 for MS-1451 keyboard matrix
[Page41/42] Modify APL5912 VCNTL to +5VSUS
[Page43/44] Modify some RC footprint and value

2009/06/26 Modify circuit to Switchable
[Page19] Add LVDS common choke by EMI
[Page12] Reserve RGB 10p to GND
[Page38] Reserve BAT CLK and DATA 10p to GND
[Page39] Reserve 10p SDC_IN+ to GND and close to PQ57
Add two X-Copper
[Page40] Reserve 10p +5VSUS to GND and close to PQ60
Reserve 2.2R+2200p
[Page41] Reserve 10p PWR_SRC to GND and close to PQ68
[Page42] Reserve 10p PWR_SRC to GND and close to PQ72
[Page43] Reserve 10p PWR_SRC to GND and close to PQ75 or PQ76
Reserve 10p PWR_SRC to GND and close to PQ78 or PQ79
[Page43] Reserve 10p PWR_SRC to GND and close to PQ81 or PQ82
Add two X-Copper

2009/06/29 [Page35] Modify CPU FAN.Add C121 and C304 by datasheet.Add one more RC for FAN speed calculation(as MS-1122)
Modify PARK circuit
Modify PCH PN to OB1-1675001 for Mobile IntelR 5 Series Chipset Full Feature
Modify Audio jack PN to N54-05F0951-H06
Modify internal MIC PN to N32-1020790-A81
Modify power sequence map

2009/07/01 [Page3] R234,R412等OA實驗結果再決定是否移除
BPM#[0~7] remove
BCLK只保留from PCH,移除from CLOCK GEN.

[Page5] Short bead

[Page6] Short bead

[Page7] VSS_NCTF1~7 remove

[Page8] 只保留CFG的測點,其餘移除

[Page9] SA0_DIM0及SA1_DIM0改爲0 ohm對地
移除330uF,因在CPU以及switching power端已有

[Page10] SA0_DIM1改爲0 ohm對地
移除330uF,因在CPU以及switching power端已有

[Page12] 補上HPD線路

[Page16] MDA0~MDA7 swap

[Page18] CRT及LVDS的預留電阻(for MS-1454)均改爲單顆的0 ohm
EDID switch的電源pin加上0.1uF
R3238,R3239改爲10K ohm
移除BR-AD-ADJ,BR-PWM-ADJ名稱改爲PWM-ADJ,HDMI DDC名稱改爲HDM_SDA及HDM_SCL

[Page19] 兀型濾波LC值改爲0.1uH+10pF
新增LVDS DDC pull high,backlight adj預留net PWM-ADJ

[Page25] DGPUPRSNT#改接pull down

[Page30] 修改+1_8VRUN_PARK_PWRGD及+1_OVRUN_PARK_PWRGD結合爲DGPU_PWROK

[Page34] C47,C49改爲0.1uF

[Page43] Add three X-copper